View INT202_170947.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INT202
Low-side Driver IC
Low-side Drive and High-side Control for Simultaneous Conduction
Product Highlights
5 V CMOS Compatible Control Inputs * Combines logic inputs for low and high-side drives * Schmidt-triggered inputs for noise immunity Built-in High-voltage Level Shifters * Integrated level shifters simplify high-side interface * Can withstand up to 800 V for direct interface to the INT201 high-side driver * Pulsed high-voltage level shifters reduce power consumption
VDD HV
(R)
INT201
LOAD
Gate Drive Output for an External MOSFET * Provides 300 mA sink/150 mA source current * Can drive MOSFET gate at up to 15 V * External MOSFET allows flexibility in design for various motor sizes Built-in Protection Features * UV lockout
HS IN
INT202
LS IN
PI-1765-020296
Figure 1. Typical Application
Description
The INT202 Low-side driver IC provides gate drive for an external low-side MOSFET switch and high-side level shifting. When used in conjunction with the INT201 high-side driver, the INT202 provides a simple, cost-effective interface between low-voltage control logic and high-voltage loads. The INT202 is designed to be used with rectified 110 V or 220 V supplies. Both high side and low side switches can be controlled independently from ground-referenced 5 V logic inputs on the low side driver. Pulsed level shifting saves power and provides enhanced noise immunity. The circuit is powered from a nominal 15 V supply to provide adequate gate drive for external N-channel MOSFETs. Applications include switched reluctance motor drives. The INT202 can also be used to implement multi-phase configurations. The INT202 is available in 8-pin plastic DIP and SOIC packages.
HS IN
1
8 7 6 5
VDD N/C HSD1 HSD2
LS IN 2 LS OUT COM
3 4
PI-539-091191
Figure 2. Pin Configuration.
ORDERING INFORMATION
PART NUMBER INT202PFI1 INT202TFI1 INT202PFI2 INT202TFI2 PACKAGE OUTLINE PO8A TO8A PO8A TO8A ISOLATION VOLTAGE 600 V 600 V 800 V 800 V
February 1996
INT202 Pin Functional Description
Pin 1: Active-high logic-level input HS IN controls the pulse circuit which signals the INT201 high-side driver. Pin 2: Active-high logic level input LS IN controls the low side driver output. Pin 3: LS OUT is the driver output which controls the low-side MOSFET. Pin 4: COM connection; analog reference point for the circuit. Pin 5: Level shift output HSD 2 signals the high-side driver to turn off. One short, precise pulse is sent on each positive transition of HS IN. Pin 6: Level shift output HSD 1 signals the high-side driver to turn on. Two short, precise pulses are sent on each negative transition of HS IN. Pin 7: N/C for creepage distance. Pin 8: VDD supplies power to the logic, highside interface, and low-side driver.
HSD1
HSD2
VDD
LINEAR REGULATOR
UV LOCKOUT
PULSE CIRCUIT
HS IN LS IN COM
DELAY
LS OUT
PI-1766-020296
Figure 3. Functional Block Diagram of the INT202
2
F 2/96
INT202 INT202 Functional Description
5 V Regulator The 5 V linear regulator circuit provides the supply voltage for the control logic and high-voltage level shift circuit. This allows the logic section to be directly compatible with 5 V CMOS logic without the need of an external 5 V supply. Undervoltage Lockout The undervoltage lockout circuit disables the LS OUT pin and both HSD pins whenever the VDD power supply falls below typically 9.0 V, and maintains this condition until the VDD power supply rises above typically 9.35 V. This guarantees that both MOSFETs will remain off during power-up or fault conditions. HSD1/HSD2 The HSD1 and HSD2 outputs are connected to integrated high-voltage Nchannel MOSFET transistors which perform the level-shifting function for communication to the high-side driver. Controlled current capability allows the drain voltage to float with the high-side driver. Two individual channels produce a true differential communication channel for accurately controlling the high-side driver in the presence of fast moving high-voltage waveforms. Pulse Circuit The pulse circuit provides the two highvoltage level shifters with precise timing signals. Two pulses are sent over HSD1 to signal the high-side driver to turn on. One pulse is sent over HSD2 to signal the high-side driver to turn off. The combination of differential communication with the precise timing provides maximum immunity to noise. Driver The CMOS drive circuit provides drive power to the gate of the MOSFET used on the low side of the half bridge circuit. The driver consists of a CMOS buffer capable of driving an external transistor gate at up to 15 V.
HV+
8
7
6
5
R2 C2 D1
1
D3
PHASE 2
Q2
INT201
2 3 4
VDD
8 7 6 5
3-PHASE SRM
PHASE 1
C1
INT202
1 2 3 4
PHASE 3
R1 Q1 D2
CONTROL
HVPI-1473-042695
Figure 4. Using the INT202 and INT201 to Drive a Switched Reluctance Motor.
F 2/96
3
INT202 General Circuit Operation
The three-phase switched reluctance motor drive circuit shown in Figure 4 illustrates a typical application for the INT202/201. The LS IN signal directly controls MOSFET Q1. The HS IN signal causes the INT202 to command the INT201 to turn MOSFET Q2 on or off as required. Local bypassing for the low-side driver is provided by C1. Bootstrap bias for the high-side driver is provided by D1 and C2. Slew rate and effects of parasitic oscillations in the load waveforms are controlled by resistors R1 and R2. The inputs are designed to be compatible with 5 V CMOS logic levels and should not be connected to VDD. Normal CMOS power supply sequencing should be observed. The order of signal application should be VDD, logic signals, and then HV+. VDD should be supplied from a low impedance voltage source. The length of time that the high-side can remain on is limited by the size of the bootstrap capacitor. Applications with extremely long high-side on times require special techniques discussed in AN-10. Maximum frequency of operation is limited by power dissipation due to highPI-1782-020696
voltage switching, gate charge, and bias power. Figure 5 indicates the maximum switching frequency as a function of input voltage and gate charge. For higher ambient temperatures, the switching frequency should be derated linearly.
PDIP
SOIC
Switching Frequncy (kHz)
300
Switching Frequncy (kHz)
VIN = 200 V VIN = 300 V VIN = 400 V
300
VIN = 200 V VIN = 300 V VIN = 400 V
200
200
100
100
0 0 100 200
0 0 100 200
Gate Charge (nC)
Gate Charge (nC)
Figure 5. Switching Frequency versus Gate Charge for a) PDIP and b) SOIC.
4
F 2/96
PI-1785-020696
400
400
INT202
ABSOLUTE MAXIMUM RATINGS1
HSD1/HSD2 Voltage (1 Suffix) ................................. 600 V (2 Suffix) ................................. 800 V HSD1/HSD2 Slew Rate ........................................... 10 V/ns VDD Voltage ................................................................ 16.5 V Logic Input Voltage ..................................... -0.3 V to 5.5 V LS OUT Voltage ................................ -0.3 V to V DD + 0.3 V Storage Temperature ....................................... -65 to 125C Ambient Temperature ........................................ -40 to 85C Junction Temperature ................................................. 150C Lead Temperature(2).................................................... 260C Power Dissipation PF Suffix (TA = 25C) ......................................... 1.25 W (TA = 70C) ....................................... 800 mW TF Suffix (TA = 25C) ......................................... 1.04 W (TA = 70C) ....................................... 667 mW Thermal Impedance (JA) PF Suffix ........................................................... 100C/W TF Suffix ........................................................... 120C/W 1. Unless noted, all voltages referenced to COM, TA = 25C 2. 1/16" from case for 5 seconds.
Conditions Parameter Symbol
(Unless Otherwise Specified) VDD= 15 V, COM = 0V TA = -40 to 85C
Min
Typ
Max
Units
LOGIC Input Current, High or Low Input Voltage High Input Voltage Low Input Voltage Hysteresis HSD OUTPUTS Breakdown Voltage Off-State Output Current On-State Output Current On-State Pulse Width Output Capacitance
1 Suffix BVDSS IHSD(OFF) IHSD(ON) tHSD(ON) COSS VHSD1, VHSD2 = 25 V 10 2 Suffix V HSD1, VHSD2 = 500 V VHSD1, VHSD2 = 10 V 5 600 800 700 900 0.1 15 V A IIH, IIL VIH VIL V HY 0.3 0.7 V IH = 4.0 V V IL = 1.0 V 0 -20 4.0 10 0 150 20 A
V
1.0
V
V
25
mA
156
ns
pF
F 2/96
5
INT202
Conditions Parameter Symbol
(Unless Otherwise Specified) V DD= 15 V, COM = 0V TA = -40 to 85C
Min
Typ
Max
Units
LS OUT Output Voltage High Output Voltage Low Output Short Circuit Current Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time SYSTEM RESPONSE Matching (Low On to High On) Matching (Low Off to High Off) MtP+ MtPSee Figure 7 0.3 1 s s VOH VOL IOS td(on) tr td(off) tf Io= -20 mA Io= 40 mA V o= 0V V o= VDD 300 0.6 1.0 VDD-1.0 VDD-0.5 0.3 1.0 -150 V
V
See Note 1
mA s
See Figure 6
See Figure 6
80
120
ns s
See Figure 6
0.5
1
See Figure 6
50
100
ns
See Figure 7
0.3
1
UNDERVOLTAGE LOCKOUT Input UV Trip-off Voltage Input UV Hysteresis SUPPLY Supply Current Supply Voltage IDD VDD
See Note 2 1.5 3.0 mA VDD(UV) 8.5 9.0 10 V
175
350
mV
10
16
V
6
F 2/96
INT202
NOTES: 1. Applying a short circuit to the LS OUT pin for more than 500 s will exceed the thermal rating of the package, resulting in destruction of the part. 2. VDD supply must have less than 30 output impedance.
15 V
5V
INPUT
1 2 3 4
8
INPUT
1 F 0.1 F 0V tf
50%
50% td(off) tr
INT202PFI
7 6
15 V
5
90%
90% 10%
CL 1000 pF
LS OUT
10% 0V
PI-1474-042695
Figure 6. Switching Time Test Circuit.
5V
8 7 6 5
INPUT 0V
1000 pF
INT201
1 2 3 4
15 V
15 V
8 7 6 5
LS OUT 0V
50%
50%
47 F 35 V
0.1 F
1
INT202
Mtp-
Mtp+
15 V
2 3 4
HS OUT 0V
50%
50%
1000 pF
PI-1475-042695
Figure 7. Matching Test Circuit.
F 2/96
7
INT202
BREAKDOWN vs. TEMPERATURE
PI-176B-051391
PACKAGE POWER DERATING
PI-1763-013196
1.1
1.5
Breakdown Voltage (V) (Normalized to 25C)
Power Dissipation (W)
PF Suffix
1.0
1.0
TF Suffix
0.5
0.9 -50 -25 0 25 50 75 100 125 150
0
0
25
50
75
100
125
150
Junction Temperature (C)
Junction Temperature (C)
8
F 2/96
INT202 P08A
Dim. A B C D E F G H J K L inches .395 MAX .090-.110 .015-.021 .040 TYP .015-.030 .125 MIN .015 MIN .125-.135 .300-.320 .245-.255 .009-.015 mm 10.03 MAX 2.29-2.79 0.38-0.53 1.02 TYP 0.38-0.76 3.18 MIN 0.38 MIN 3.18-3.43 7.62-8.13 6.22-6.48 0.23-0.38 8 5
Plastic DIP-8
Note 5
1 A D (3)
4 J (4) (3)
K
Notes: 1. Package dimensions conform to JEDEC specification MS-001-AB for standard dual inline (DIP) package .300 inch row spacing (PLASTIC) 8 leads (issue B, 7/85). 2. Controlling dimensions: inches. 3. Dimensions are for the molded body and do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed .010 inch (.25 mm) on any side. 4. These dimensions measured with the leads constrained to be perpendicular to package bottom. 5. Pin 1 orientation identified by end notch or dot adjacent to Pin 1.
H
G E
F L C B
PI-1842-050196
0 - 15
T08A
DIM A B C D E F G H J K inches 0.189-0.197 0.050 TYP 0.014-0.019 0.012 TYP 0.053-0.069 0.004-0.010 0.228-0.244 0.007-0.010 0.021-0.045 0.150-0.157 mm 4.80-5.00 1.27 TYP 0.35-0.49 0.31 TYP 1.35-1.75 0.10-0.25 5.80-6.20 0.19-0.25 0.51-1.14 3.80-4.00
1 8 5
Plastic SO-8
K
(3)
Notes: 1. Package dimensions conform to JEDEC specification MS-012-AA for standard small outline (SO) package, 8 leads, 3.75 mm (.150 inch) body width (issue A, June 1985). 2. Controlling dimensions are in mm. 3. Dimensions are for the molded body and do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .15 mm (.006 inch) on any side. 4. Pin 1 side identified edge by chamfer on top of the package body or indent on Pin 1 end.
(3) A
4
G
E
H
D C
B
F J
0-8 TYP.
PI-1845-050196
F 2/96
9
INT202
Notes
10
F 2/96
INT202
Notes
F 2/96
11
INT202
Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein, nor does it convey any license under its patent rights or the rights of others. PI Logo and TOPSwitch are registered trademarks of Power Integrations, Inc. (c)Copyright 1994, Power Integrations, Inc. 477 N. Mathilda Avenue, Sunnyvale, CA 94086
WORLD HEADQUARTERS Power Integrations, Inc. 477 N. Mathilda Avenue Sunnyvale, CA 94086 USA Main: 408*523*9200 Customer Service: Phone: 408*523*9265 Fax: 408*523*9365 JAPAN Power Integrations, K.K. Keihin-Tatemono 1st Bldg. 12-20 Shin-Yokohoma 2-Chome, Kohoku-ku Yokohama-shi, Kanagawa 222 Japan Phone: 81*(0)*45*471*1021 Fax: 81*(0)*45*471*3717 AMERICAS For Your Nearest Sales/Rep Office Please Contact Customer Service Phone: 408*523*9265 Fax: 408*523*9365 EUROPE & AFRICA Power Integrations (Europe) Ltd. Mountbatten House Fairacres Windsor SL4 4LE United Kingdom Phone: 44*(0)*1753*622*208 Fax: 44*(0)*1753*622*209
ASIA & OCEANIA For Your Nearest Sales/Rep Office Please Contact Customer Service Phone: 408*523*9265 Fax: 408*523*9365
APPLICATIONS HOTLINE World Wide 408*523*9260 APPLICATIONS FAX Americas 408*523*9361 Europe/Africa 44*(0)*1753*622*209 Japan 81*(0)*45*471*3717 Asia/Oceania 408*523*9364
12
F 2/96

▲Up To Search▲

Price & Availability of INT202

	To Download INT202 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .